A LFSR Reseeding Scheme Based on Division by 2 to the Power of Integer

نویسندگان

  • Wenfa Zhan
  • Jun Ma
  • Shanshan Du
  • Jun Liu
چکیده

As the number of specified bits of different test patterns varies widely in a deterministic test cube, all test patterns are concatenated to a data flow. The original test data can be re-divided by 2 to the power of integer according to the successful characteristics of the LFSR coding, whose length equals to the power of 2 in every division. In the new test approach, the numbers of specific bits in the new test vectors are very close. Hence the encoding efficiency can be enhanced in the process of LFSR. And experimental results show that the compression ratio of this scheme can improve 2.32 % than that of hybrid coding. Compared with the previous schemes, the proposed scheme can increase the encoding efficiency with simple decompression structure and less area overhead.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

An Efficient Scheme for PAPR Reduction of OFDM based on Selected Mapping without Side Information

Orthogonal frequency division multiplexing (OFDM) has become a promising method for many wireless communication applications. However, one main drawback of OFDM systems is the high peak-to-average power ratio (PAPR). Selected mapping (SLM) is a well-known technique to decrease the problem of high PAPR in OFDM systems. In this method, transmitter is obliged to send some bits named side informati...

متن کامل

Reseeding methodology for low power based on LFSR

Power dissipation during test is a significant problem as the size and complexity of systems-onchip (SOCs) continue to grow. During scan shifting, more transitions occur in the flip-flops compared to what occurs during normal functional operation. This problem is further pseudorandom filling of the unassigned input values is employed. Excessive power dissipation during test can increase manufac...

متن کامل

A New Scan Architecture for Both Low Power Testing and Test Volume Compression Under SOC Test Environment

A new scan architecture for both low power testing and test volume compression is proposed. For low power test requirements, only a subset of scan cells is loaded with test stimulus and captured with test responses by freezing the remaining scan cells according to the distribution of unspecified bits in the test cubes. In order to optimize the proposed process, a novel graph-based heuristic is ...

متن کامل

A New LFSR Reseeding based Test Compression Scheme by Virtual Reduction of Smax

A new LFSR based test compression scheme is proposed by reducing the maximum number of specified bits in the test cube set, smax, virtually. The performance of a conventional LFSR reseeding scheme highly depends on smax. In this paper, by using different clock phases between an LFSR and scan chains, and grouping the scan cells, we could reduce smax virtually. If the clock frequency which is slo...

متن کامل

An E cient BIST Scheme Based on Reseeding of Multiple Polynomial Linear Feedback Shift Registers

In this paper we describe an optimized BIST scheme based on reseeding of multiple polynomial Linear Feedback Shift Registers LFSRs The same LFSR that is used to gen erate pseudo random patterns is loaded with seeds from which it produces vectors that cover the testcubes of dif cult to test faults The scheme is compatible with scan design and achieves full coverage as it is based on random patte...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • JDCTA

دوره 4  شماره 

صفحات  -

تاریخ انتشار 2010